Position: VLSI Design Engineer
Company: Compass-Eos
Location: Netaniya
Description:
RTL design of complex FPGAs and ASICs
Support full chip and block level verification
At least 2-7 years of VLSI design experienceHigh motivation and dedication with desire to work in a startup environment and under tight schedulesExperience in system Verilog – advantageAdvanced knowledge and experience in backend flow – advantageExperience in FPGA flow – advantageExperience in coverage driven verification flow – advantage. Excellent collaboration and communication skills (both written and verbal).
Contact: jobs @ compass-eos . com - please note at the subject - http://jobsisrael.blogspot.com
No comments:
Post a Comment
Note: Only a member of this blog may post a comment.