Position: HW Architect
Company: Ethosia
Location: center
Description:
• At least 5 years' experience in VLSI/ASIC design and implementation of algorithms.
• Knowledge in micro-architecture of algorithmic blocks and RTL design, with emphasis on low power designs.
• Knowledge of gate-count and area optimizations.
• Synopsys/Cadence ASIC synthesis and gate level timing.
• Knowledge in P&R and chip layout.
• Good understanding of system considerations (chip API, memory access).
• Experience working with design check tools, gate verification, power analysis tools.
Contact: dor @ ethosia . com - please indicate in the subject - from http://jobsisrael.blogspot.co.il
No comments:
Post a Comment
Note: Only a member of this blog may post a comment.